

# Monolithic $\beta$ -Ga<sub>2</sub>O<sub>3</sub> NMOS IC based on heteroepitaxial E-mode MOSFETs

Cite as: Appl. Phys. Lett. **122**, 143502 (2023); <https://doi.org/10.1063/5.0143315>

Submitted: 21 January 2023 • Accepted: 23 March 2023 • Published Online: 04 April 2023

Published open access through an agreement with King Abdullah University of Science and Technology

 Vishal Khandelwal,  Saravanan Yuvaraja,  Glen Isaac Maciel García, et al.



View Online



Export Citation



CrossMark

## ARTICLES YOU MAY BE INTERESTED IN

[A vortex-induction underwater energy harvester based on Pb\(In<sub>1/2</sub>Nb<sub>1/2</sub>\)O<sub>3</sub>-Pb\(Mg<sub>1/3</sub>Nb<sub>2/3</sub>\)O<sub>3</sub>-PbTiO<sub>3</sub> single crystal macro-fiber composites](#)

Applied Physics Letters **122**, 143903 (2023); <https://doi.org/10.1063/5.0144110>

[Lateral p-type GaN Schottky barrier diode with annealed Mg ohmic contact layer demonstrating ideal current-voltage characteristic](#)

Applied Physics Letters **122**, 142106 (2023); <https://doi.org/10.1063/5.0146080>

[High-performance gallium nitride high-electron-mobility transistors with a thin channel and an AlN back barrier](#)

Applied Physics Letters **122**, 142105 (2023); <https://doi.org/10.1063/5.0134633>



## Instruments for Advanced Science

- Knowledge
- Experience
- Expertise

[Click to view our product catalogue](#)

Contact Hiden Analytical for further details:  
[www.HidenAnalytical.com](http://www.HidenAnalytical.com)  
[info@hiden.co.uk](mailto:info@hiden.co.uk)

### Gas Analysis

- dynamic measurement of reaction gas streams
- catalysis and thermal analysis
- molecular beam studies
- dissolved species probes
- fermentation, environmental and ecological studies

### Surface Science

- UHVTPD
- SIMS
- end point detection in ion beam etch
- elemental imaging - surface mapping

### Plasma Diagnostics

- plasma source characterization
- etch and deposition process reaction kinetic studies
- analysis of neutral and radical species

### Vacuum Analysis

- partial pressure measurement and control of process gases
- reactive sputter process control
- vacuum diagnostics
- vacuum coating process monitoring

# Monolithic $\beta$ -Ga<sub>2</sub>O<sub>3</sub> NMOS IC based on heteroepitaxial E-mode MOSFETs

Cite as: Appl. Phys. Lett. **122**, 143502 (2023); doi: 10.1063/5.0143315

Submitted: 21 January 2023 · Accepted: 23 March 2023 ·

Published Online: 4 April 2023



View Online



Export Citation



CrossMark

Vishal Khandelwal, , Saravanan Yuvaraja, , Glen Isaac Maciel García, , Chuanju Wang, , Yi Lu,   
Feras AlQatari, , and Xiaohang Li<sup>a)</sup> 

## AFFILIATIONS

Advanced Semiconductor Laboratory, Electrical and Computer Engineering Program, CEMSE Division, King Abdullah University of Science and Technology (KAUST), Thuwal 23955-6900, Saudi Arabia

<sup>a)</sup>Author to whom correspondence should be addressed: [xiaohang.li@kaust.edu.sa](mailto:xiaohang.li@kaust.edu.sa)

## ABSTRACT

In this Letter, we report on a monolithically integrated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> NMOS inverter integrated circuit (IC) based on heteroepitaxial enhancement mode (E-mode)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor field-effect transistors on low-cost sapphire substrates. A gate recess technique was employed to deplete the channel for E-mode operation. The E-mode devices showed an on-off ratio of  $\sim 10^5$  with a threshold voltage of 3 V. In comparison, control devices without the gate recess exhibited a depletion mode (D-mode) with a threshold voltage of  $-3.8$  V. Furthermore, depletion-load NMOS inverter ICs were fabricated by monolithically integrating D- and E-mode transistors on the same substrate. These NMOS ICs demonstrated inverter logic operation with a voltage gain of 2.5 at  $V_{DD} = 9$  V, comparable with recent GaN and other wide-bandgap semiconductor-based inverters. This work lays the foundation for heteroepitaxial low-cost and scalable  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> ICs for monolithic integration with (ultra)wide bandgap Ga<sub>2</sub>O<sub>3</sub> power devices.

© 2023 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>). <https://doi.org/10.1063/5.0143315>

$\beta$ -Ga<sub>2</sub>O<sub>3</sub> is a promising material for low-loss power switching and radio frequency power amplification due to its high critical electric field of  $\sim 8$  MV/cm and large Baliga/Johnson figures of merit.<sup>1–5</sup> Moreover,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> can accommodate a wide range of n-type doping concentrations from semi-insulating ( $\sim 10^{15}$ – $10^{16}$  cm<sup>−3</sup>) to highly doped ( $\sim 10^{18}$ – $10^{20}$  cm<sup>−3</sup>).<sup>6,7</sup> In the past decade,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor field-effect transistors (MOSFETs) have been widely investigated, and significant progress in key device characteristics has been made.<sup>3,4,8</sup> However, commercial applications in low-loss power converters operating at high frequency and harsh environments require efficient and miniaturized  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power electronics.<sup>9</sup> However, the current power electronics are based on (ultra)wide bandgap (UWBG) semiconductor-based power devices, externally connected to Si-based logic. This results in high inductance parasitic losses and large module sizes, which limit the overall performance of the power module.<sup>10</sup> Moreover, a Si-based controller limits its applications in harsh environments. Therefore, the development of a UWBG  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> logic driver is essential for monolithic integration with a Ga<sub>2</sub>O<sub>3</sub> power device to obtain miniaturized and efficient  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power electronics.<sup>9</sup>

On the other hand, the current studies on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices are based on homoepitaxial Ga<sub>2</sub>O<sub>3</sub> thin films grown on native substrates,

which yield excellent material quality but possess relatively high cost and small substrate size, which impedes their future scalability. On the contrary, heteroepitaxial devices on more commercially viable substrates, such as sapphire and silicon, could largely address these issues.<sup>11–14</sup> Those substrates have proven to be instrumental in the commercial success of wide bandgap compound semiconductor devices. For instance, most commercial GaN-based light-emitting diodes and high-electron-mobility transistors (HEMTs) are heteroepitaxially grown on sapphire and silicon substrates, whereas similarly the bulk GaN substrates offer superior material quality but suffer from high cost and low scalability.<sup>15,16</sup> Therefore, the heteroepitaxial UWBG  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> logic driver is essential to realize miniaturized, scalable, and efficient  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power electronics. However, with the future availability of low-cost and large-area Ga<sub>2</sub>O<sub>3</sub> substrates, efficient homoepitaxial  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power electronics could be realized similarly.


For a logic driver, the realization of a Ga<sub>2</sub>O<sub>3</sub> complementary metal oxide semiconductor (CMOS) is challenging because of the absence of p-type Ga<sub>2</sub>O<sub>3</sub>. However, the monolithic integration of depletion mode (D-mode) and enhancement mode (E-mode) Ga<sub>2</sub>O<sub>3</sub> MOSFETs can realize an n-channel metal oxide semiconductor (NMOS) logic, also known as direct coupled FET logic (DCFL).<sup>10</sup>

There are several reports on heteroepitaxial  $\text{Ga}_2\text{O}_3$  MOSFETs.<sup>17,18</sup> Yet, they are limited to the D-mode only. However, E-mode transistors are indispensable for practical NMOS logic applications due to their low OFF-state power dissipation. Some techniques, such as channel thinning, light channel doping, and gate recess, have been used for the E-mode operation of  $\text{Ga}_2\text{O}_3$  transistors on native substrates.<sup>4,19</sup> The first two could result in a lower ON current, while the gate recess technique requires a critically smooth recess profile. To date, no study on the E-mode heteroepitaxial  $\text{Ga}_2\text{O}_3$  MOSFETs and NMOS logic integrated circuits (ICs) has been reported.

In this study, we demonstrated the heteroepitaxial E-mode  $\text{Ga}_2\text{O}_3$  transistors based on atomically smooth gate recess. Moreover, the  $\text{Ga}_2\text{O}_3$  NMOS inverter ICs were fabricated using monolithic integration of D- and E-mode MOSFETs on the same sapphire substrate. This NMOS IC can be monolithically integrated with other (ultra)wide bandgap devices for future practical applications.

Figure 1(a) shows the cross-sectional schematic of recessed gate MOSFETs. Initially, Si-doped  $\beta\text{-Ga}_2\text{O}_3$  was epitaxially grown on c-sapphire substrates using pulsed laser deposition at a growth temperature of 700 °C. A laser ablation frequency of 5 Hz, an oxygen partial pressure of 4 mTorr, and a laser energy of 100 mJ remained constant during growth. 3D schematics of both non-recessed and recessed MOSFETs are shown in Figs. 1(b) and 1(c), respectively. The fabrication process flow of both MOSFETs is illustrated in Fig. 1(d). The same fabrication process was applied to both devices, except an additional step to form the recess in the recessed MOSFETs. The transistors were fabricated on 50 nm thick epitaxially grown  $\text{Ga}_2\text{O}_3$  films on sapphire substrates.


The device fabrication was started by isolating the  $\text{Ga}_2\text{O}_3$  channel using  $\text{BCl}_3/\text{Ar}$  ICP-RIE dry etching with a photoresist mask. For recessed gate MOSFETs, a 5  $\mu\text{m}$  long gate recess was defined using optical lithography, and  $\text{BCl}_3$ -based slow dry etching was used to form the recess structure. The samples were, subsequently, cleaned using piranha to remove any residual photoresist and obtain a smooth surface morphology. Then, a Ti/Au (20/100 nm) source-drain (SD) contact was formed following the standard lithography process, metal deposition, and liftoff. Next, a 25 nm  $\text{Al}_2\text{O}_3$  gate dielectric was



**FIG. 1.** Cross-sectional view of (a) the recessed gate. 3D schematics of (b) non-recessed and (c) recessed gates. (d) Fabrication process flow. (e) Scanning electron microscopy (SEM) top view of the  $\beta\text{-Ga}_2\text{O}_3$  MOSFETs.

deposited using plasma-enhanced atomic layer deposition (PEALD) at the growth temperature of 250 °C. Then, SD contact regions were selectively opened from the  $\text{Al}_2\text{O}_3$  dielectric using optical lithography and  $\text{BCl}_3$ -based dry etching. Finally, a Ti/Au (20/100 nm) gate metal contact was formed using the same standard process, as discussed above for SD formation. Figure 1(e) shows a scanning electron microscopy (SEM) top view of the fabricated transistor.

Figure 2(a) shows the x-ray diffraction (XRD) pattern of the  $\beta\text{-Ga}_2\text{O}_3$  film on the sapphire.  $\beta\text{-Ga}_2\text{O}_3$  ( $-201$ ), ( $-402$ ), and ( $-603$ ) XRD peaks confirm the mono-orientation of the  $\beta\text{-Ga}_2\text{O}_3$  film on the heterogeneous sapphire substrate. The surface morphology of the grown film was investigated using atomic force microscopy (AFM). A smooth surface with an RMS roughness of 0.8 nm can be observed in Fig. 2(b). Figure 2(c) shows the AFM profile of the recessed structure, depicting a recess depth of 11 nm (inset) with an RMS roughness of 0.6 nm (inside recess), as shown in Fig. 2(d). Achieving a smooth surface morphology is highly critical for E-mode MOSFETs, attributed to a slow dry etching of 11 nm/min. Figures 2(e) and 2(f) show scanning transmission electron microscopy (STEM) images. The sidewall and bottom facets of the gate recess interface are identically smooth,



**FIG. 2.**  $\beta\text{-Ga}_2\text{O}_3$  film characterization: (a) x-ray diffraction and (b) atomic force microscopy (AFM) image. AFM image of (c) the recess profile, (c-inset) recess depth, and (d) surface topography (inside recess). Scanning transmission electron microscopy (STEM) image of (e) the sidewall (highlighting a recess depth of 11 nm) and (f) the bottom facet of gate recess.



showing an identical recess depth of  $\sim 11$  nm, which is consistent with AFM measurement. The electron concentration and mobility of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> film were  $5 \times 10^{18} \text{ cm}^{-3}$  and  $0.38 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , respectively, determined by Hall-effect measurements. Electrical characterization of the fabricated MOSFETs was performed using a 4200-semiconductor parameter analyzer at RT. Both recessed and non-recessed MOSFETs have identical channel length  $L_{\text{CH}} = 20 \mu\text{m}$ , channel width  $W_{\text{CH}} = 500 \mu\text{m}$ , and gate length  $L_{\text{G}} = 10 \mu\text{m}$ .


Figures 3(a) and 3(c) show the logarithmic transfer behavior of non-recessed and recessed MOSFETs, respectively, at different drain-source voltages ( $V_{\text{DS}}$ ). Both devices exhibit negligible gate-source current  $I_{\text{GS}}$ . The threshold voltages  $V_{\text{TH}} = -3.8$  and  $3 \text{ V}$  were obtained for non-recessed and recessed MOSFETs, at  $V_{\text{DS}} = 5 \text{ V}$ , calculated from the linear-scale transfer curve shown in Figs. 3(a) and 3(c), respectively. Both MOSFETs have a similar ON/OFF ratio of  $1 \pm 0.2 \times 10^5$  and a subthreshold swing (SS) of  $1.2 \pm 0.2 \text{ V/decade}$ . This high SS value can be attributed to the high density of Al<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> interface trap states. The upper limit of the interface trap state density can be estimated using the following equation:<sup>4,20</sup>

$$D_{\text{it}} = \left( \frac{\text{SS} \times q}{\ln(10) \times KT} - 1 \right) \frac{C_{\text{ox}}}{q}, \quad (1)$$

where  $D_{\text{it}}$  is the interface state density,  $q$  is the electron charge,  $K$  is Boltzmann's constant, and  $C_{\text{ox}}$  is the oxide capacitance.

The calculated value of  $D_{\text{it}}$  is  $1.6 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$ , consistent with other reported Al<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> interface studies.<sup>17,21,22</sup> SS and  $I_{\text{GS}}$  are similar for both the non-recessed and recessed MOSFETs, which confirms that the optimized recess etching does not worsen the Ga<sub>2</sub>O<sub>3</sub> film roughness and, hence, the Al<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> interface, compared with the non-recessed case.

Figures 3(b) and 3(d) show the output characteristics of the non-recessed and recessed MOSFETs, respectively, for different gate-source voltages ( $V_{\text{GS}}$ ). The maximum drain current density ( $I_{\text{DS}}\text{max}$ ) at



**FIG. 3.** Transfer (logarithmic and linear) and output characteristics, respectively, (a) and (b) non-recessed and (c) and (d) recessed MOSFETs at different drain-source ( $V_{\text{DS}}$ ) and gate-source voltages ( $V_{\text{GS}}$ ). Linear transfer behavior is at  $V_{\text{DS}} = 5 \text{ V}$ , shown in (a) and (c).

$V_{\text{GS}} = 5 \text{ V}$  is four times larger in the non-recessed than recessed MOSFETs. Furthermore, the ON resistances were  $R_{\text{on}} = 190$  and  $405 \text{ k}\Omega\text{-cm}$  of non-recessed and recessed MOSFETs, respectively, calculated from the output curve at  $V_{\text{GS}} = 5 \text{ V}$ . An OFF-state breakdown voltage was  $\sim 85 \text{ V}$  in both the non-recessed and recessed MOSFETs. It was limited by the dielectric breakdown, as confirmed by the gate leakage current after performing the breakdown measurement.

Figures 4(a) and 4(b) show the hysteresis transfer behavior of the non-recessed and recessed MOSFETs, respectively, at  $V_{\text{DS}} = 5 \text{ V}$ . A large hysteresis width of  $\sim 2 \text{ V}$  was obtained in both cases, which again confirms the high density of the interface trap charges that can be estimated using the following equation:

$$N_{\text{it}} = \frac{|V_{\text{Hy},T}| \times C_{\text{ox}}}{q}, \quad (2)$$

where  $N_{\text{it}}$  is the interface trap charge density and  $V_{\text{Hy},T}$  is the hysteresis voltage width at the threshold.

The calculated value of  $N_{\text{it}}$  was  $\sim 10^{13} \text{ cm}^{-2}$  consistent with our  $D_{\text{it}}$  results and other homoepitaxial Ga<sub>2</sub>O<sub>3</sub> MOSFET reports.<sup>23</sup>


To understand the E-mode operation in the recessed MOSFETs, the one-dimensional depletion depth was calculated using the depletion approximation.<sup>4</sup> The depletion depth under the gate region ( $W_{\text{it}}\text{gated}$ ) can be calculated using

$$(W_{\text{it}}\text{gated}) = \left[ \frac{2\epsilon_0\epsilon_r V_{\text{FB}}}{qN_{\text{d}}} \right]^{\frac{1}{2}}, \quad (3)$$

where  $\epsilon_0$  and  $\epsilon_r$  are the vacuum and relative permittivity, respectively,  $N_{\text{d}}$  is the electron carrier concentration, and  $V_{\text{FB}}$  is the flatband voltage.

The flatband voltage  $V_{\text{FB}}$  can be estimated using the following equation:

$$V_{\text{FB}} = \phi_{\text{ms}} + \frac{Q_{\text{it}}}{C_{\text{ox}}}. \quad (4)$$



**FIG. 4.** Hysteresis transfer behavior of MOSFETs (in the logarithmic scale): (a) non-recessed and (b) recessed gate. (c) Cross-sectional schematic of depletion depths explaining the mechanism of E-mode operation of recessed MOSFETs. (All numbers are in nm.)

The depletion depth of the ungated region  $(W_{it})_{\text{ungated}}$  can be calculated using

$$(W_{it})_{\text{ungated}} = \frac{Q_{it}}{N_D}. \quad (5)$$

$V_{FB} = 6 \text{ V}$  was used in the analysis. The top side depletion depth  $(W_{it})_{\text{gated}}$  and  $(W_{it})_{\text{ungated}}$  are  $\sim 36$  and  $\sim 20 \text{ nm}$ , were calculated using Eqs. (3) and (5), respectively. The bottom side depletion depth will be negligible due to the insulating sapphire substrate.<sup>24</sup> The initial 3–4 nm of the  $\beta\text{-Ga}_2\text{O}_3$  film on sapphire may be insulating, because it is generally a mixed phase or polycrystalline consisting of both  $\alpha\text{-Ga}_2\text{O}_3$  and  $\beta\text{-Ga}_2\text{O}_3$  phases.<sup>25,26</sup> Hence, the total depth of the recess, depletion, and insulating layer is  $\sim 50 \text{ nm}$  in the gated region in the recessed MOSFET, thus providing complete channel depletion, which result in E-mode transistor characteristics.<sup>4</sup> The schematic diagram of depletion depths resulting E-mode operation can be understood in Fig. 4(c).

The depletion depth analysis provides an approach to estimate the factors contributing to  $R_{on}$ . The total  $R_{on}$  of the recessed MOSFETs can be expressed as

$$R_{on} = 2R_C + R_D + R_S + R_{CH}, \quad (6)$$

where  $R_C$  is the metal-semiconductor contact resistance,  $R_D$  is the drain-gate resistance,  $R_S$  is the gate-source resistance, and  $R_{CH}$  is the channel resistance (under the gated region).


Here, the sheet resistance and contact resistance were calculated from the transfer length method (TLM) measurement. Using the depletion depth, device geometry, and sheet resistance (from TLM measurement), the calculated resistance values for the recessed MOSFETs were  $2R_C = 59.5 \text{ k}\Omega \text{ cm}$  (15.2%),  $R_D = 64.2 \text{ k}\Omega \text{ cm}$  (16.3%),  $R_S = 64.2 \text{ k}\Omega \text{ cm}$  (16.3%),  $R_{CH} = 205.1 \text{ k}\Omega \text{ cm}$  (52.2%), and  $R_{Total} = 2R_C + R_D + R_S + R_{CH} = 393 \text{ k}\Omega \text{ cm}$ , which is nearer to  $R_{on} \sim 405 \text{ k}\Omega \text{ cm}$ , calculated from the output curve of recessed MOSFETs. The major factor contributing to  $R_{on}$  in recessed MOSFETs is from the recess channel etching, which results in an increase in the sheet resistance, as similar as suggested by other reports.<sup>27</sup>

Since the non-recessed and recessed MOSFETs exhibit a D- and E-mode transistor behavior as shown in Figs. 3(a) and 3(c), an NMOS (DCFL) inverter can be fabricated by integrating D- and E-mode transistors as load and driver transistors, respectively. Figures 5(a) and 5(b) show a microscopic image and a circuit diagram of the depletion load NMOS inverter IC fabricated on the sapphire substrate, respectively. Figure 5(a) shows the voltage transfer characteristics ( $V_{TC}$ ) for the NMOS inverter. The high-level output voltage ( $V_{OH}$ ) is equal to the supply voltage ( $V_{DD}$ ), confirming the D-load NMOS inverter operation. However, the low-level output voltage ( $V_{OL}$ ) is greater than 0 V. Figure 5(b) shows the gain characteristics of the NMOS inverter at different  $V_{DD}$ . An inverter gain of  $\sim 2.5$  was obtained at  $V_{DD} = 9 \text{ V}$ , comparable with other recent GaN and  $\text{Ga}_2\text{O}_3$ -based inverters.<sup>28,29</sup>

To achieve a sharp inverter transition (high gain) and low (or zero)  $V_{OL}$ , a high load-to-driver resistance ratio  $\alpha$  is required, as described as follows:

$$\alpha = \frac{R_L}{R_{DR}}, \quad (7)$$

where  $R_L$  and  $R_{DR}$  are the load and driver transistors' ON resistance, respectively.<sup>30</sup>



**FIG. 5.** Depletion load n-type metal oxide semiconductor (NMOS) inverter: (a) top microscopic view and (b) circuit diagram. Electrical characterization of the NMOS inverter: (c) voltage transfer curve and (d) voltage gain.

However, in our NMOS inverter, a poor  $\alpha$  of  $\sim 0.5$  was obtained, which is attributed to the high  $R_{on}$  of the E-mode MOSFET due to recess etching.  $\alpha$  can be improved by increasing the channel width-to-length ( $W/L$ ) ratio in the E-mode transistors, leading to an inverter with high voltage swing, sharp transition voltage, and a high noise margin.<sup>30,31</sup> Interdigitated SD electrodes could enhance the  $W/L$  ratio of the transistor without further increase in the device size/area. Since  $R_{on}$  is directly proportional to the geometrical length of the device, a geometrically scaled E-mode MOSFET will exhibit low  $R_{on}$  and, hence, high  $\alpha$ , which can also improve the NMOS inverter characteristics.

This study demonstrated heteroepitaxially grown E-mode  $\beta\text{-Ga}_2\text{O}_3$  MOSFETs and NMOS inverter ICs on the low-cost sapphire substrate. The E-mode MOSFETs were enabled by using the gate recess technique. A MOSFET without a recessed gate exhibited D-mode characteristics. D- and E-mode MOSFETs showed a threshold voltage of  $-3.8$  and  $3 \text{ V}$  with an on-off ratio of  $\sim 10^5$ , respectively. Furthermore, the monolithic integration of D- and E-mode transistors demonstrated  $\text{Ga}_2\text{O}_3$  NMOS inverter IC operation with a gain of  $\sim 2.5$  at  $V_{DD} = 9 \text{ V}$ . The inverter performance could be improved by optimizing the  $W/L$  ratio and the geometrical scaling of the E-mode transistor to increase  $\alpha$ . This work confirms the enormous potential of heteroepitaxial low-cost and scalable  $\beta\text{-Ga}_2\text{O}_3$  MOSFETs and NMOS ICs for future integration with (ultra)wide bandgap devices.

The authors are grateful for the funding support of the Baseline Fund (No. BAS/1/1664-01-01), the Near-term Grand Challenge Fund (No. REI/1/4999-01-01), and the Impact Acceleration Fund (No. REI/1/5124-01-01).

## AUTHOR DECLARATIONS

### Conflict of Interest

The authors have no conflicts of interest to disclose.

## Ethics Approval

This article does not contain any studies conducted by any of the authors that include humans or animals.

## Author Contributions

**Vishal Khandelwal:** Conceptualization (equal); Data curation (equal); Methodology (equal); Writing – original draft (equal); Writing – review & editing (equal). **Saravanan Yuvaraja:** Conceptualization (equal); Writing – review & editing (equal). **Glen Issac Maciel Garcia:** Methodology (supporting); Writing – review & editing (supporting). **Chuanju Wang:** Data curation (supporting); Writing – review & editing (supporting). **Yi Lu:** Formal analysis (supporting); Writing – review & editing (equal). **Feras AlQatari:** Methodology (equal); Writing – review & editing (supporting). **Xiaohang Li:** Conceptualization (equal); Project administration (equal); Writing – review & editing (equal).

## DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request.

## REFERENCES

- H. W. Xue, Q. M. He, G. Z. Jian, S. B. Long, T. Pang, and M. Liu, “An overview of the ultrawide bandgap Ga<sub>2</sub>O<sub>3</sub> semiconductor-based Schottky barrier diode for power electronics application,” *Nanoscale Res. Lett.* **13**, 290 (2018).
- S. J. Pearton, F. Ren, M. Tadjer, and J. Kim, “Perspective: Ga<sub>2</sub>O<sub>3</sub> for ultra-high power rectifiers and MOSFETs,” *J. Appl. Phys.* **124**, 220901 (2018).
- A. J. Green, K. D. Chabak, M. Baldini, N. Moser, R. Gilbert, R. C. Fitch, G. Wagner, Z. Galazka, J. McCandless, A. Crespo, K. Leedy, and G. H. Jessen, “β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs for radio frequency operation,” *IEEE Electron Device Lett.* **38**, 790 (2017).
- K. D. Chabak, J. P. McCandless, N. A. Moser, A. J. Green, K. Mahalingam, A. Crespo, N. Hendricks, B. M. Howe, S. E. Tetlak, K. Leedy, R. C. Fitch, D. Wakimoto, K. Sasaki, A. Kuramata, and G. H. Jessen, “Recessed-gate enhancement-mode β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs,” *IEEE Electron Device Lett.* **39**, 67 (2018).
- K. J. Liddy, A. J. Green, N. S. Hendricks, E. R. Heller, N. A. Moser, K. D. Leedy, A. Popp, M. T. Lindquist, S. E. Tetlak, G. Wagner, K. D. Chabak, and G. H. Jessen, “Thin channel β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs with self-aligned refractory metal gates,” *Appl. Phys. Express* **12**, 126501 (2019).
- K. Sasaki, A. Kuramata, T. Masui, E. G. Villora, K. Shimamura, and S. Yamakoshi, “Device-quality β-Ga<sub>2</sub>O<sub>3</sub> epitaxial films fabricated by ozone molecular beam epitaxy,” *Appl. Phys. Express* **5**, 035502 (2012).
- F. Zhang, M. Arita, X. Wang, Z. Chen, K. Saito, T. Tanaka, M. Nishio, T. Motooka, and Q. Guo, “Toward controlling the carrier density of Si doped Ga<sub>2</sub>O<sub>3</sub> films by pulsed laser deposition,” *Appl. Phys. Lett.* **109**, 102105 (2016).
- P. Kachhawa, V. Chaudhary, and N. Chaturvedi, “Thermal analysis of gallium oxide-based field-effect transistors on different substrates,” *J. Electron. Mater.* **51**, 6379 (2022).
- A. J. Green, J. Speck, G. Xing, P. Moens, F. Allerstam, K. Gumaelius, T. Neyer, A. Arias-Purdue, V. Mehrotra, A. Kuramata, K. Sasaki, S. Watanabe, K. Koshi, J. Blevins, O. Bierwagen, S. Krishnamoorthy, K. Leedy, A. R. Arehart, A. T. Neal, S. Mou, S. A. Ringel, A. Kumar, A. Sharma, K. Ghosh, U. Singiseti, W. Li, K. Chabak, K. Liddy, A. Islam, S. Rajan, S. Graham, S. Choi, Z. Cheng, and M. Higashiwaki, “β-Gallium oxide power electronics,” *APL Mater.* **10**, 029201 (2022).
- S. J. Bader, H. Lee, R. Chaudhuri, S. Huang, A. Hickman, A. Molnar, H. G. Xing, D. Jena, H. W. Then, N. Chowdhury, and T. Palacios, “Prospects for wide bandgap and ultrawide bandgap CMOS devices,” *IEEE Trans. Electron Devices* **67**, 4010 (2020).
- Y. Song, P. Ranga, Y. Zhang, Z. Feng, H.-L. Huang, M. D. Santia, S. C. Badescu, C. U. Gonzalez-Valle, C. Perez, K. Ferri, R. M. Lavelle, D. W. Snyder, B. A. Klein, J. Deitz, A. G. Baca, J. P. Maria, B. Ramos-Alvarado, J. Hwang, H. Zhao, X. Wang, S. Krishnamoorthy, B. M. Foley, and S. Choi, “Thermal conductivity of β-phase Ga<sub>2</sub>O<sub>3</sub> and (Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub> heteroepitaxial thin films,” *ACS Appl. Mater. Interfaces* **13**, 38477 (2021).
- N. Nepal, D. S. Katzer, B. P. Downey, V. D. Wheeler, L. O. Nyakiti, D. F. Storm, M. T. Hardy, J. A. Freitas, E. N. Jin, D. Vaca, L. Yates, S. Graham, S. Kumar, and D. J. Meyer, “Heteroepitaxial growth of β-Ga<sub>2</sub>O<sub>3</sub> films on SiC via molecular beam epitaxy,” *J. Vac. Sci. Technol. A* **38**, 063406 (2020).
- D. Ma, G. Zhang, and L. Zhang, “Interface thermal conductance between β-Ga<sub>2</sub>O<sub>3</sub> and different substrates,” *J. Phys. D: Appl. Phys.* **53**, 434001 (2020).
- B. K. Mahajan, Y. P. Chen, J. Noh, P. D. Ye, and M. A. Alam, “Electrothermal performance limit of β-Ga<sub>2</sub>O<sub>3</sub> field-effect transistors,” *Appl. Phys. Lett.* **115**, 173508 (2019).
- B. N. Pushpakaran, A. S. Subburaj, and S. B. Bayne, “Commercial GaN-based power electronic systems: A review,” *J. Electron. Mater.* **49**, 6247 (2020).
- A. Dadgar, “Sixteen years GaN on Si,” *Phys. Status Solidi B* **252**, 1063 (2015).
- J. H. Park, R. McClintock, and M. Razeghi, “Ga<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor field-effect transistors on sapphire substrate by MOCVD,” *Semicond. Sci. Technol.* **34**, 08LT01 (2019).
- Y. J. Jeong, J. Y. Yang, C. H. Lee, R. Park, G. Lee, R. B. K. Chung, and G. Yoo, “Fluorine-based plasma treatment for hetero-epitaxial β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs,” *Appl. Surf. Sci.* **558**, 149936 (2021).
- H. Zhou, M. Si, S. Alghamdi, G. Qiu, L. Yang, and P. D. Ye, “High-performance depletion/enhancement-mode beta-Ga<sub>2</sub>O<sub>3</sub> on insulator (GOOI) field-effect transistors with record drain currents of 600/450 mA/mm,” *IEEE Electron Device Lett.* **38**, 103 (2017).
- T. L. Newsom, C. R. Allemang, T. H. Cho, N. P. Dasgupta, and R. L. Peterson, “59.9 mV·dec<sup>-1</sup> subthreshold swing achieved in zinc tin oxide TFTs with *in situ* atomic layer deposited Al<sub>2</sub>O<sub>3</sub> gate insulator,” *IEEE Electron Device Lett.* **44**, 72 (2022).
- H. Zhou, K. Maize, G. Qiu, A. Shakouri, and P. D. Ye, “β-Ga<sub>2</sub>O<sub>3</sub> on insulator field-effect transistors with drain currents exceeding 1.5 A/mm and their self-heating effect,” *Appl. Phys. Lett.* **111**, 092102 (2017).
- K. Zeng, A. Vaidya, and U. Singiseti, “A field-plated Ga<sub>2</sub>O<sub>3</sub> MOSFET with near 2-kV breakdown voltage and 520 mΩ·cm<sup>2</sup> on-resistance,” *Appl. Phys. Express* **12**, 081003 (2019).
- Z. Jiang, Y. Wei, Y. Lv, J. Wei, Y. Wang, J. Lu, H. Liu, Z. Feng, H. Zhou, J. Zhang, G. Xu, S. Long, and X. Luo, “Experimental investigation on threshold voltage instability for β-Ga<sub>2</sub>O<sub>3</sub> MOSFET under electrical and thermal stress,” *IEEE Trans. Electron Devices* **69**, 5048 (2022).
- A. Chandra, C. E. C. Wood, D. W. Woodard, and L. F. Eastman, “Surface and interface depletion corrections to free carrier-density determinations by Hall measurements,” *Solid. State. Electron* **22**, 645 (1979).
- R. Jinno, C. S. Chang, T. Onuma, Y. Cho, S. T. Ho, D. Rowe, M. C. Cao, K. Lee, V. Protasenko, D. G. Schlom, D. A. Muller, H. G. Xing, and D. Jena, “Crystal orientation dictated epitaxy of ultrawide-bandgap 5.4- to 8.6-eV α-(AlGa)<sub>2</sub>O<sub>3</sub> on m-plane sapphire,” *Sci. Adv.* **7**, eabd5891 (2021).
- R. Schewski, G. Wagner, M. Baldini, D. Gogova, Z. Galazka, T. Schulz, T. Remmele, T. Markurt, H. V. Wenckstern, M. Grundmann, O. Bierwagen, P. Vogt, and M. Albrecht, “Epitaxial stabilization of pseudomorphic α-Ga<sub>2</sub>O<sub>3</sub> on sapphire (0001),” *Appl. Phys. Express* **8**, 011101 (2015).
- Y. Lv, J. Mo, X. Song, Z. He, Y. Wang, X. Tan, X. Zhou, G. Gu, H. Guo, and Z. Feng, “Influence of gate recess on the electronic characteristics of β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs,” *Superlattices Microstruct.* **117**, 132 (2018).
- J. Kim and J. Kim, “Monolithically integrated enhancement-mode and depletion-mode β-Ga<sub>2</sub>O<sub>3</sub> MESFETs with graphene-gate architectures and their logic applications,” *ACS Appl. Mater. Interfaces* **12**, 7310 (2020).
- H. Okada, K. Miwa, T. Yokoyama, K. Yamane, A. Wakahara, and H. Sekiguchi, “GaN-based monolithic inverter consisting of enhancement- and depletion-mode MOSFETs by Si ion implantation,” *Phys. Status Solidi A* **217**, 1900550 (2020).
- M. Zhu and E. Matioli, “Monolithic integration of GaN-based NMOS digital logic gate circuits with E-mode power GaN MOSHEMTs,” in *Proceeding of IEEE International Symposium of Power Semiconductor Devices ICs*, June (IEEE, 2018), p. 236.
- B. Zhang, J. Wang, C. Wang, X. Wang, C. Huang, J. He, M. Wang, J. Mo, Y. Hu, and W. Wu, “Monolithic integration of GaN-based enhancement/depletion-mode MIS-HEMTs with AlN/SiN bilayer dielectric,” *IEEE Electron Device Lett.* **43**, 1025 (2022).