A parametric Verilog implementation for a piecewise-based chaotic system.

Feel free to use/modify these codes as you see fit.

We developed a stochastic model of memristor devices.