Skip to main content
Computer, Electrical and Mathematical Sciences and Engineering
CEMSE
Computer, Electrical and Mathematical Sciences and Engineering
Home
Study
Prospective Students
Current Students
Internship Opportunities
Research
Research Overview
Research Areas
Research Groups
Programs
Applied Mathematics and Computational Science
Computer Science
Electrical and Computer Engineering
Statistics
People
All People
Faculty
Affiliate Faculty
Instructional Faculty
Research Scientists
Research Staff
Postdoctoral Fellows
Students
Alumni
Administrative Staff
News
Events
About
Who We Are
Leadership Team
Apply
Logic gates
50V All-PMOS Charge Pumps Using Low-Voltage Capacitors
1 min read ·
Sat, Oct 26 2013
News
Threshold voltage
Circuits
Charge pumps
Logic gates
Ahmed Emira, et al., "50V All-PMOS Charge Pumps Using Low-Voltage Capacitors" IEEE Transactions on Industrial Electronics 60, (10), 2013, 4683. Abstract: In this paper, two high-voltage charge pumps (CPs) are introduced. In order to minimize the area of the pumping capacitors, which dominates the overall area of the CP, high-density capacitors have been utilized. Nonetheless, these high-density capacitors suffer from low breakdown voltage, which is not compatible with the targeted high-voltage application. To circumvent the breakdown limitation, a special clocking scheme is used to limit the