Circuits

Ferroelectric Fractional‐Order Capacitors

1 min read ·
Agamaryat Agambayev, et al., " Ferroelectric Fractional‐Order Capacitors". ChemElectroChem, 4(11), 2017, 2807. Poly(vinylidene fluoride)‐based polymers and their blends are used to fabricate electrostatic fractional‐order capacitors. This simple but effective method allows us to precisely tune the constant phase angle of the resulting fractional‐order capacitor by changing the blend composition. Additionally, we have derived an empirical relationship between the ratio of the blend constituents and the constant phase angle to facilitate the design of a fractional‐order capacitor with a desired

Fractal electrochemical microsupercapacitors

1 min read ·
Marinal K. Hota, et al., " Fractal electrochemical microsupercapacitors". Advanced Electronic Materials, 3(10), 20171700185. The first successful fabrication of microsupercapacitors (μ‐SCs) using fractal electrode designs is reported. Using sputtered anhydrous RuO2 thin‐film electrodes as prototypes, μ‐SCs are fabricated using Hilbert, Peano, and Moore fractal designs, and their performance is compared to conventional interdigital electrode structures. Microsupercapacitor performance, including energy density, areal and volumetric capacitances, changes with fractal electrode geometry

An ultra-broadband single-component fractional-order capacitor using MoS2-ferroelectric polymer composite

1 min read ·
Agamyrat Agambayev, et al., "An ultra-broadband single-component fractional-order capacitor using MoS2-ferroelectric polymer composite". Applied Physics Letters, 113(9),2018, 093505. The phase angle of a fractional-order capacitor's (FOC) impedance has a constant value between −90°−90° and 0°0°. Maintaining this value over a broad frequency band is of utmost importance since it increases the applicability of the electrical circuit that employs the fractional-order capacitor (FOC). In this work, a molybdenum disulfide (MoS2)-ferroelectric polymer composite is used to design/fabricate an FOC

An approximate multiplier based hardware implementation of the izhikevich model

1 min read ·
Hassan, Salma, et al., "An approximate multiplier based hardware implementation of the izhikevich model." IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE, 2018, 492. This paper proposes the use of approximate multipliers in the hardware implementation of Izhikevich spiking neuron model. The accuracy of the model is investigated by calculating various types of errors on a single neuron and this analysis shows that the proposed model follows the original model. It shows that the proposed model reproduces the same firing patterns as the original one. The network

An Ultra-Area-Efficient 1024-Point In-Memory FFT Processor

1 min read ·
Hasan E. Yantir, et al., "An Ultra-Area-Efficient 1024-Point In-Memory FFT Processor", Micromachines, 10 (8), 2019, 509. Current computation architectures rely on more processor-centric design principles. On the other hand, the inevitable increase in the amount of data that applications need forces researchers to design novel processor architectures that are more data-centric. By following this principle, this study proposes an area-efficient Fast Fourier Transform (FFT) processor through in-memory computing. The proposed architecture occupies the smallest footprint of around 0.1 mm2 inside

A Precision, Energy-Efficient, Oversampling, Noise-Shaping Differential SAR Capacitance-to-Digital Converter

1 min read ·
Abdulaziz Alhoshany, et al., "A Precision, Energy-Efficient, Oversampling, Noise-Shaping Differential SAR Capacitance-to-Digital Converter" IEEE Transactions on Instrumentation and Measurement, 68 (2), 2019, 392. This paper introduces an oversampling, noise-shaping differential successive-approximation-register capacitance-to-digital converter (CDC) architecture for interfacing capacitive sensors. The proposed energy-efficient CDC achieves high-precision capacitive resolution by employing oversampling and noise shaping. The switched-capacitor (SC) integrator is inserted between the comparator

Ultra miniaturized InterDigitated electrodes platform for sensing applications

1 min read ·
Z. Wang, et al., "Ultra miniaturized InterDigitated electrodes platform for sensing applications." Microelectronic Engineering 225, 2020, 111253. InterDigitated Electrodes (IDEs) is a generic platform for a wide range of diverse applications with their implementation in sensing modules being a major one. We propose the use of IDCs with deep sub-micron critical dimension; equally spaced electrodes of 200 nm width for enhanced sensing performance and also the method of fabrication thereof. The transducer configuration was studied theoretically with a finite element method simulation by using